#### **General Description**

The MAX4321 operational amplifier (op amp) combines a 5MHz gain-bandwidth product and excellent DC accuracy with Rail-to-Rail<sup>®</sup> operation at both the inputs and the output. This device requires only 650µA and operates from either a single +2.4V to +6.5V supply or dual ±1.2V to ±3.25V supplies, although the MAX4321 typically operates down to +1.8V (±0.9V). The MAX4321 remains unity-gain stable with capacitive loads up to 500pF and is capable of driving 250Ω loads to within 200mV of either rail.

With rail-to-rail input common-mode range and output swing, the MAX4321 is ideal for low-voltage, single-supply applications. In addition, low  $\pm 1.2$ mV input offset voltage and high 2V/µs slew rate make this device ideal for signal-conditioning stages for precision, low-voltage dataacquisition systems. The MAX4321 comes in a spacesaving 5-pin SOT23 package and is guaranteed over the extended (-40°C to +85°C) temperature range.

The MAX4321 is a low-voltage, pin-for-pin compatible upgrade for the LMC7101 that offers five-times higher bandwidth, two-times faster slew rate, and about half the input voltage noise density.

#### \_Applications

Battery-Powered Instruments


Portable Equipment

Data-Acquisition Systems

Sensor and Signal Conditioning

Low-Power, Low-Voltage Applications

General-Purpose Low-Voltage Applications



Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.

# M/IXI/M

ON MOLOFOIA, LLG.

#### Maxim Integrated Products 1

For free samples and the latest literature, visit www.maxim-ic.com or phone 1-800-998-8800. For small orders, phone 1-800-835-8769.


#### \_Features

- Low-Voltage, Pin-for-Pin Upgrade for LMC7101
- Guaranteed +2.4V to +6.5V Single-Supply Operation
- Typically Operates Down to +1.8V
- ♦ 5MHz Gain-Bandwidth Product
- ♦ 650µA Quiescent Current
- ♦ Rail-to-Rail Common-Mode Input Voltage Range
- Rail-to-Rail Output Voltage Range
  - Drives 250Ω Loads
  - Unity-Gain Stable for Capacitive Loads up to 500pF
  - No Phase Reversal for Overdriven Inputs
  - Low-Cost Solution in SOT23-5 Package

#### **Ordering Information**

PART	TEMP.	PIN-	TOP
	RANGE	PACKAGE	MARK
MAX4321EUK-T	-40°C to +85°C	5 SOT23-5	ADOA

# Pin Configuration/ Functional Diagram



#### **ABSOLUTE MAXIMUM RATINGS**

0.3V to +7V
(VEE - 0.3V) to (VCC + 0.3V)
Continuous
C above +70°C)571mW

Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +5.0V, V_{EE} = 0, V_{CM} = 0, V_{OUT} = V_{CC}/2, R_L = \infty$  connected to  $V_{CC}/2, T_A = +25^{\circ}C$ , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	MAX	UNITS
Supply Voltage Range	V <sub>CC</sub> - V <sub>EE</sub>			2.4		6.5	V
Supply Current		V <sub>CM</sub> = V <sub>OUT</sub> = V <sub>CC</sub> /2	$V_{CC} = +2.4V$		650		μA
Supply Current			$V_{CC} = +6.5V$		725		
Input Offset Voltage	Vos	$V_{CM} = V_{EE} \text{ or } V_{CC}$			±1.2	±3.5	mV
Input Bias Current	IBIAS	$V_{CM} = V_{EE} \text{ or } V_{CC}$			±50	±150	nA
Input Offset Current	IOFFSET	$V_{CM} = V_{EE}$ or $V_{CC}$			±4	±25	nA
Differential Input Resistance	R <sub>IN</sub>	-1.5V < V <sub>DIFF</sub> <+1.5V			500		kΩ
Common-Mode Input Voltage Range	VCM	Inferred from CMRR test		VEE		VCC	V
Common-Mode Rejection Ratio	CMRR	$V_{EE} \leq V_{CM} \leq V_{CC}$		60	91		dB
Power-Supply Rejection Ratio	PSRR	$2.4V < V_{CC} < 6.5V$		66	100		dB
Output Resistance	Rout	$A_V = +1V/V$			0.1		Ω
	Av	$V_{OUT}$ = 0.25V to 4.75V, $R_{L}$ = 100k $\Omega$			103		
Large-Signal Voltage Gain		$V_{OUT}$ = 0.40V to 4.60V, $R_{\rm L}$ = 600 $\Omega$			100		dB
		$V_{OUT}$ = 0.40V to 4.60V, $R_{L}$ = 250 $\Omega$		70	86		
	Vout	$R_L = 100 k\Omega$	V <sub>CC</sub> - V <sub>OH</sub>		25		mV
Output Voltage Swing			Vol - Vee		20		
		$R_L = 600\Omega$	V <sub>CC</sub> - V <sub>OH</sub>		135		
			V <sub>OL</sub> - V <sub>EE</sub>		60		
		$R_{I} = 250\Omega$	VCC - VOH		200	300	
		112 - 20022	Vol - Vee		100	200	
Output Short-Circuit Current					50		mA

# DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +5.0V, V_{EE} = 0, V_{CM} = 0, V_{OUT} = V_{CC}/2, R_L = \infty$  connected to  $V_{CC}/2, T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	MAX	UNITS
Supply Voltage Range	V <sub>CC</sub> - V <sub>EE</sub>		2.4		6.5	V	
Supply Current	ICC	$V_{CM} = V_{OUT} = V_{CC}/2$				1200	μΑ
Input Offset Voltage	Vos	$V_{CM} = V_{EE} \text{ or } V_{CC}$				±6	mV
Input Offset Voltage Temperature Coefficient					±2		μV/°C
Input Bias Current	I <sub>BIAS</sub>	V <sub>CM</sub> = V <sub>EE</sub> or V <sub>CC</sub>				±180	nA
Input Offset Current	IOFFSET	V <sub>CM</sub> = V <sub>EE</sub> or V <sub>CC</sub>				±50	nA
Common-Mode Input Voltage Range	V <sub>CM</sub>	Inferred from CMRR test		VEE		V <sub>CC</sub>	V
Common-Mode Rejection Ratio	CMRR	$V_{EE} \le V_{CM} \le V_{CC}$		54			dB
Power-Supply Rejection Ratio	PSRR	$2.4V < V_{CC} < 6.5V$		62			dB
Large-Signal Voltage Gain	Av	$V_{OUT} = 0.40V$ to 4.60V, $R_L = 250\Omega$		66			dB
Output Voltage Swing	$V_{OUT}$ R = 25	$B = 250\Omega$	V <sub>CC</sub> - V <sub>OH</sub>			350	mV
			V <sub>OL</sub> - V <sub>EE</sub>			250	

# **AC ELECTRICAL CHARACTERISTICS**


(V<sub>CC</sub> = +5.0V, V<sub>EE</sub> = 0, V<sub>CM</sub> = 0, V<sub>OUT</sub> = V<sub>CC</sub>/2,  $R_L$  = 250 $\Omega$  connected to V<sub>CC</sub>/2,  $T_A$  = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN TYP M	AX UNITS
Gain-Bandwidth Product	GBP		5	MHz
Phase Margin			64	degrees
Gain Margin			12	dB
Total Harmonic Distortion and Noise	THD+N	10kHz tone, $V_{OUT} = 2Vpp$ , A <sub>V</sub> = +1V/V	0.003	%
Slew Rate	SR	V <sub>OUT</sub> = 1V step	2	V/µs
Settling Time to 0.01%	<b>t</b> SETTLE	$V_{OUT} = 2V$ step, $A_V = +1V/V$	2	μs
Turn-On Time	ton	V <sub>CC</sub> = 0 to 3V step	1	μs
Input Capacitance	CIN		3	pF
Input Noise Voltage Density		f = 1kHz	22	nV/√ Hz
Input Noise Current Density		f = 1kHz	0.4	pA/√Hz

Note 1: All devices are 100% production tested at  $T_A = +25^{\circ}C$ . All temperature limits are guaranteed by design and characterization.


(VCC = +5V, VEE = 0, VCM = VCC/2, TA = +25°C, unless otherwise noted.)

#### **GAIN AND PHASE vs. FREQUENCY** 60 180 144 108 40 GAIN 96 UEGREES) <u>ම</u> 20 GAIN ( Λ PHAS -72 -108 -20 A<sub>V</sub> = +1000 NO LOAD -144 -40 -180 10M 100 1k 10k 100k 1M 100M FREQUENCY (Hz)




GAIN AND PHASE vs. FREQUENCY

# **Typical Operating Characteristics**



**OUTPUT IMPEDANCE** vs. FREQUENCY



**INPUT BIAS CURRENT** vs. COMMON-MODE VOLTAGE


 $V_{CC} = 6.5V$ 

6


5

SUPPLY CURRENT vs. TEMPERATURE 900 850 800 SUPPLY CURRENT (µA)  $V_{CC} = 6.5V$ 750 700  $V_{CC} = 2.7V$ 650 600 550 500 -40 -25 -10 5 20 35 50 65 80 95 TEMPERATURE (°C)

**INPUT OFFSET VOLTAGE** vs. TEMPERATURE



**COMMON-MODE REJECTION** vs. TEMPERATURE



20 10 0 -10 -20 -30 -40 -50

 $V_{CC} = 2.7V$ 

2 3 4

COMMON-MODE VOLTAGE (V)

50

40

30


0


4

NPUT BIAS CURRENT (nA)

40 30 NPUT BIAS CURRENT (nA) 20 10 0 -10

50






**INPUT BIAS CURRENT** 

MIXIM

MAX432


#### **Typical Operating Characteristics (continued)**

 $(V_{CC} = +5V, V_{EE} = 0, V_{CM} = V_{CC}/2, T_A = +25^{\circ}C, unless otherwise noted.)$ 



**MAX4321** 

# Typical Operating Characteristics (continued) (VCC = +5V, VEE = 0, VCM = VCC/2, TA = +25°C, unless otherwise noted.) TOTAL HARMONIC DISTORTION TOTAL HARMONIC DISTORTION TOTAL HARMONIC DISTORTION



**Pin Description** 

PIN	NAME	FUNCTION
1	OUT	Output
2	Vcc	Positive Supply
3	IN+	Noninverting Input
4	IN-	Inverting Input
5	V <sub>EE</sub>	Negative Supply. Connect to ground for single-supply operation.

**MAX4321** 

6

#### **Applications Information**

#### Rail-to-Rail Input Stage

The MAX4321 high-speed amplifier has rail-to-rail input and output stages designed for low-voltage, singlesupply operation. The input stage consists of separate NPN and PNP differential stages, which combine to provide an input common-mode range extending to the supply rails. The PNP stage is active for input voltages close to the negative rail, and the NPN stage is active for input voltages near the positive rail. The switchover transition region, which occurs near V<sub>CC</sub> / 2, has been extended to minimize the slight degradation in CMRR caused by the mismatch of the input pairs. Its low offset voltage, high bandwidth, and rail-to-rail common-mode range makes this op amp an excellent choice for precision, low-voltage, data-acquisition systems.

Since the input stage switches between the NPN and PNP pairs, the input bias current changes polarity as the input voltage passes through the transition region. To reduce the offset error caused by input bias cur-




Figure 1a. Reducing Offset Error Due to Bias Current (Noninverting)

rents flowing through external source impedances, match the effective impedance seen by each input (Figures 1a, 1b). High source impedances, together with the input capacitance, can create a parasitic pole that produces an underdamped signal response. Reducing the input impedance or placing a small (2pF to 10pF) capacitor across the feedback resistor improves the response.

The MAX4321's inputs are protected from large differential input voltages by  $1k\Omega$  series resistors and back-toback triple diodes across the inputs (Figure 2). For differential input voltages less than 1.8V, the input resistance is typically 500k $\Omega$ . For differential input voltages greater than 1.8V, the input resistance is approximately  $2k\Omega$ , and the input bias current is determined by the following equation:

$$I_{\text{BIAS}} = \frac{V_{\text{DIFF}} - 1.8V}{2k\Omega}$$




Figure 1b. Reducing Offset Error Due to Bias Current (Inverting)




Figure 2. Input Protection Circuit

MAX4321

# **MAX4321**

#### Rail-to-Rail Output Stage

The minimum output voltage will be within millivolts of ground for single-supply operation where the load is referenced to ground (VEE). Figure 3 shows the input voltage range and output voltage swing of a MAX4321 connected as a voltage follower. With a +3V supply and the 100k $\Omega$  load tied to ground, the output swings from 0.02V to 2.97V. The maximum output voltage swing depends on the load but will be within 300mV of a +5V supply, even with the maximum load (250 $\Omega$  to ground).

Driving a capacitive load can cause instability in most high-speed op amps, especially those with low quiescent current. The MAX4321 has a high tolerance for capacitive loads. It is stable with capacitive loads up to 500pF. Figure 4 gives the stable operating region for capacitive loads. Figures 5 and 6 show the response with capacitive loads and the results of adding an isolation resistor in series with the output (Figure 7). The resistor improves the circuit's phase margin by isolating the load capacitor from the op amp's output.




Figure 3. Rail-to-Rail Input /Output Voltage Range




Figure 5. Small-Signal Transient Response with Capacitive Load




Figure 4. Capacitive-Load Stability




Figure 6. Transient Response to Capacitive Load with Isolation Resistor

#### **Power-Up**

The MAX4321 typically settles within 1µs after power-up. Using the test circuit of Figure 8, Figures 9 and 10 show the output voltage and supply current on power-up.

#### **Power Supplies and Layout**

The MAX4321 operates from single +2.4V to +6.5V or dual ±1.2V to ±3.25V supplies, though it typically operates down to +1.8V (±0.9V). For single-supply operation, bypass the power supply with a 0.1µF ceramic capacitor in parallel with at least 1µF. For dual supplies, bypass each supply to ground.

Good layout improves performance by decreasing the amount of stray capacitance at the op amp's inputs and outputs. To decrease stray capacitance, minimize trace lengths and resistor leads by placing external components close to the op amp's pins.

# Package Information

**TRANSISTOR COUNT: 84** 




Figure 7. Capacitive-Load-Driving Circuit




Figure 9. Power-Up Output Voltage




Figure 8. Power-Up Test Circuit





Figure 10. Power-Up Supply Current





# **Package Information**

NOTES

NOTES

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12

\_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2000 Maxim Integrated Products Printed USA MAXIM is a registered trademark of Maxim Integrated Products.